Abstract-A 128-channel pulse-swallow frequency synthesizer includes a 3-mW VCO, a 2.2-mW 16/17 dual-modulus prescaler, a 9-b program counter, and a 7-b swallow counter. The circuit is fully integrated with the exception of the loop-filter capacitor. The ECL prescaler incorporates current sharing and circuit stacking techniques to reduce power consumption. Fabricated in a 1-m, 20-GHz BiCMOS process, the circuit operates from a 3-V supply and occupies an active area of 0.28 mm 2 .
I. INTRODUCTION
T HREE TRENDS in the wireless communications market are smaller size, fewer parts, and longer battery life. These trends imply that wireless communications circuits must incorporate higher integration and that their design and IC technology must be optimized for low-power, high frequency systems. Fig. 1 shows a block diagram of a generic front-end for a wireless communications system. Analysis of power consumption and area breakdown reveals that the frequency synthesizer can consume a large percentage of the power and area for a typical receive block. This makes the frequency synthesizer a good candidate for integration and power optimization.
In this paper, an integrated frequency synthesizer for 2-GHz systems is presented. Congestion in the 900 MHz frequency band motivated the selection of the 2-GHz center frequency. The circuit is fully differential, requires only an external loop filter capacitor, and consumes 6 mW (excluding output buffers) while operating at 3 V. The chip has been implemented in a 1-m BiCMOS process.
II. CIRCUIT DESIGN

A. Architecture
The synthesizer uses the PLL-based pulse-swallow topology shown in Fig. 2 . It consists of a mixer, a low-pass filter (LPF), a voltage-controlled oscillator (VCO), a 16/17 prescaler, a 9-b program counter, and a 7-b swallow counter. This architecture is similar to a conventional PLL except that the output of the VCO is divided by and then phase-locked to the 250-kHz reference frequency. The output frequency of the VCO is controlled by changing the value of by small integer values. This is achieved by changing the modulus of the prescaler such that it divides by for cycles, and for -cycles, where and are the moduli of the program counter, prescaler, and swallow counter, respectively. This leads to a 
description for
The advantage of the pulse-swallow design is that, when compared with systems like DDS, it is simple and has relatively few blocks. This simplicity can lead to lower power. However, has a value of about 8 000, implying a broad range of operating frequencies for circuits within the synthesizer. The BiCMOS process allows area and power efficient implementation of these blocks. The high-speed bipolar transistors are used to reduce power consumption in the VCO and prescaler (shaded area, Fig. 2 ), and the CMOS logic minimizes the area and power of the lower frequency counters and control logic. However, the ECL levels found in the bipolar circuits must be converted to CMOS levels. From an architectural perspective, the optimum point for this conversion is after the prescaler. This makes the selection of the prescaler modulus critical. If the prescaler output frequency is too high, the power consumption of the ECL-CMOS converter and CMOS counters becomes large. If the prescaler output frequency is too low, this circuit's complexity and power consumption grow. This complexity stems from implementing fully differential NAND gates in 3-V ECL, where there can be a maximum of three inputs per current source. For the process used, the 16/17 modulus was found to be more efficient than the conventional 128/129 design.
B. VCO
The block diagram and circuit details of the VCO are shown in Fig. 3 . A reduction in the number of stages in a ring oscillator type VCO is important when pursuing low power applications. However, a simple ECL inverter-based design will not oscillate reliably as it contains only two dominant poles. Equivalently, the simple ECL inverter design does not have the required phase shift around the loop to sustain oscillations. The VCO presented here achieves the required phase shift for reliable oscillation through the addition of the cascode stage formed by transistors -Note that though this cascode configurations improves the bandwidth of each stage as an amplifier, the delay through and or and will be longer than or alone. The signal at the collectors of these devices is buffered by emitter followers -before driving the next stage. The control circuit steers current to or from these devices, changing the oscillation frequency. The tail current of the control circuit sets the gain of the VCO.
A critical issue in the design of phase-locked synthesizers is the switching kickback noise from the prescaler into the VCO. This noise can introduce sidebands in the VCO output spectrum. Also, the center frequency may be pulled by injection from external mixers fed by the VCO. The second cascode pair -is employed to isolate the VCO from these effects. In these devices drive a tapered buffer that eventually provides 4 mA (open collector) to an external 50 load. In a power-efficient cross-coupled pair -is used to drive the large input capacitance of the prescaler and further isolate the VCO from prescaler switching noise. The positive feedback established by these devices creates a weak resonance at 2 GHz and a gain greater than one from the base of or to the emitter of these devices. This design reduces the power consumption of this stage by 30-40% when compared with a conventional two-stage emitter follower design. Fig. 4 shows the functional block diagram of the dualmodulus 16/17 prescaler (all signals are differential). This design uses a 2/3 divider instead of the conventional 4/5 divider [1] because it reduces both the amount of circuitry operating at the 2-GHz clock and the input capacitance of the prescaler. If the prescaler is to divide by 16, the 2/3 divider divides by two continuously so that the output of the fifth toggle flip-flop is 1/16 of the VCO frequency. If the prescaler is to divide by 17, NAND gates and generate a signal that changes the modulus of the 2/3 divider to three for one out of four cycles, resulting in a total division factor of 17.
C. Prescaler
A more detailed diagram of the 2/3 divider and related logic gates is shown in Fig. 5 . Note that the NAND gates shown in Fig. 3 have been merged with the latches to lower the power. Also, clock currents and are shared among the latches so that the VCO is loaded with approximately two differential pairs (rather than four). The load approximation is valid because these devices are biased for operation at less than 1/4 of the maximum so that does not dominate the input capacitance. Therefore, even though the devices generating the shared current are carrying twice the current, their input capacitance per device only increases slightly. Note that the input capacitance of the prescaler is an important power consideration, as it directly sets the drive capability of the VCO output buffer. The details of the current sharing concept are illustrated in Fig. 6 . Nodes and always have the same potential (one below either or thereby making Similarly, Resistors -equalize this current sharing in the presence of mismatch.
The concept of sharing currents can be extended to stacked circuits to further reduce the power dissipation. Stacked circuit blocks are placed on top of one another so that bias currents can be reused, and the power available for a given supply can be fully utilized. For example, and (Fig. 4 ) are stacked as depicted in Fig. 7 . The signal generated between nodes and in is applied as a voltage to the second stage of this block -and as a current to the block Fig. 6 . Current-sharing circuit example. This current is the clock signal for equivalent to the current mode signal generated by the transconductance amplifier -in These devices and the level-shift buffer required in the stage driving them are eliminated in because the signal is already a current. The switching operation of is not affected by because the edges in are always in phase with those in The bias levels at nodes and are one below supply. Diode ensures that transistors -do not saturate. Another example of stacked circuits is shown in Fig. 8 . The NAND gate is stacked on top of the block Here, the signal is a current input while the signal is a voltage input. Again, it is important to consider effects of switching in the top circuit on the bottom circuit. Unlike the previous example, the signal in the block is not guaranteed to be closely in phase with signals in because of delay incurred along the path through following divider and NAND gate The transistors -form a dummy differential pair so as to cancel offsets and differential switching noise at and introduced by the voltage input and to equalize the delay from and to the output. Furthermore, these devices establish the proper bias levels at nodes and
D. Other Loop Components
The ECL output of the 16/17 prescaler is converted to CMOS levels by means of the circuit shown in Fig. 9 . The two diodes prevent saturation of the input device. The sharp rise in power consumption of this circuit at frequencies above 125 MHz mandates a prescaler modulus of at least 16, leading in part to the choice of 16/17.
The phase detector circuit is shown in Fig. 10 . The core of this circuit is an ECL XOR gate with external capacitor and table static dividers to be able to remain idle for as long as s. The program counter incorporates six dynamic dividers based on true-single-phase-clocking [2] to achieve low power dissipation while running at 125 MHz. The remaining three dividers in this counter are static to ensure proper operation at frequencies below 2 MHz.
III. EXPERIMENTAL RESULTS
The synthesizer has been fabricated in a 1-m, 20-GHz BiCMOS technology [3] . Fig. 11 shows a photograph of the chip, which has an active area of 0.28 mm The circuit has been tested on wafer using high-speed cascade probes. Fig. 12 shows the measured output at 2.048 GHz. Fig. 13 shows the output spectrum of the circuit for channel 1 (2.048 GHz) and channel 128 (2.080 GHz). The phase noise is 74 dBc/Hz at 1-MHz offset and 88 dBc/Hz at 4-MHz offset. Fig. 14 is the VCO control voltage during the transient from channel 1 to channel 128. The gain of the VCO is set to 1100 MHz/V to provide the required capture range of 32 MHz. The settling time is approximately 3 ms with a loop filter time constant of 500 s. The estimated loop damping factor is 0.15. The damping factor increases with a smaller filter time constant, but this increases the magnitude of sidebands. The addition of a digital-to-analog converter to preset the VCO bias voltage is expected to reduce the settling time and increase the capture range [4] . The circuit with this modification is currently in fabrication.
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The prescaler was tested separately to fully evaluate the performance of the stacked circuit design. The maximum operating frequency was found to be 2.4 GHz from a 3-V supply and 2.6 GHz from a 3.6-V supply.
The power consumption of the circuit, operating at 2 GHz from a 3-V supply, is 6 mW. Of this power, approximately 3 mW is consumed by the VCO, 2.2 mW by the prescaler, 0.3 mW by the ECL-CMOS converter, and 0.5 mW by the CMOS counters. The circuit functions from a supply as low as 2.74 V, but the phase noise increases. Table I summarizes the performance of the synthesizer.
IV. CONCLUSION
A 128 channel frequency synthesizer capable of operating at 2 GHz while consuming 6 mW has been presented. The circuit uses a BiCMOS process to allow full integration (except loop-filter capacitor) of the PLL pulse-swallow design and to optimize the area and power consumption. Current-sharing and stacked circuits implemented in bipolar ECL further reduce the power consumption and area of the prescaler.
